Central Florida Memory
Collection
Browse All
Maps
Photographs
Postcards
Most Recent
More...
Advanced Search
Preferences
My Favorites
Help
Share
About the Project
Additional Resources
Credits & Contact Info
Partners
Tell Us What You Think
More Info...
Learn
Florida Stories
Teachers
Exhibits
More Info...
add to favorites
:
reference url
back to results
:
previous
:
next
Negative bias temperature instability and charge trapping effects on analog and digital circuit reliability
Access this item.
Title
Negative
bias
temperature
instability
and
charge
trapping
effects
on
analog
and
digital
circuit
reliability
Author
Yu, Yixin
Keywords
NBTI
Charge trapping
current mirror
operation amplifier
inverter
ring oscillator
Abstract
Nanoscale
p-channel
transistors
under
negative
gate
bias
at an
elevated
temperature
show
threshold
voltage
degradation
after
a
short
period
of
stress
time.
In
addition
,
nanoscale
(45
nm)
n-channel
transistors
using
high-k
(HfO2)
dielectrics
to
reduce
gate
leakage
power
for
advanced
microprocessors
exhibit
fast
transient
charge
trapping
effect
leading
to
threshold
voltage
instability
and
mobility
reduction.
A
simulation
methodology
to
quantify
the
circuit
level
degradation
subjected
to
negative
bias
temperature
instability
(NBTI)
and
fast
transient
charge
trapping
effect
has been
developed
in this
thesis
work.
Different
current
mirror
and
two-stage
operation
amplifier
structures
are
studied
to
evaluate
the
impact
of
NBTI
on
CMOS
analog
circuit
performances
for
nanoscale
applications.
Fundamental
digital
circuit
such
as an
eleven-stage
ring
oscillator
has also been
evaluated
to
examine
the
fast
transient
charge
transient
effect
of
HfO2
high-k
transistors
on the
propagation
delay
of
ring
oscillator
performance.
The
preliminary
results
show
that the
negative
bias
temperature
instability
reduces
the
bandwidth
of
CMOS
operating
amplifiers
, but
increases
the
amplifier's
voltage
gain
at
mid-frequency
range.
The
transient
charge
trapping
effect
increases
the
propagation
delay
of
ring
oscillator.
The
evaluation
methodology
developed
in this
thesis
could
be
extended
to
study
other
CMOS
device
and
circuit
reliability
issues
subjected
to
electrical
and
temperature
stresses.
Adviser
Yuan, Jiann-Shiun
Publisher
University
of
Central
Florida
Degree
M.S.E.E.
Degree Discipline
School of Electrical Engineering and Computer Science
Degree Grantor
Engineering and Computer Science
Degree Program
Electrical Engineering MSEE
Graduation Date
2007-12-01
Type
Master's thesis
Access Level
Public - Allow Worldwide Access
Release Date
2007-12-01
Repository
University Archives
Repository Collection
Electronic Theses and Dissertations
Identifier
CFE0001930
Access Link
http://purl.fcla.edu/fcla/etd/CFE0001930
add to favorites
:
reference url
back to results
:
previous
:
next
powered by CONTENTdm
®
|
contact us
^ to top ^
About
Partners
Contact Us
LSTA
IMLS